

Response Under 37 C. § 1.116 - Expedited Procedure **Examining Grou** 2814

UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of: Anthony et

Corres. and Mail

Docket: TI-24953

Examiner:

A. Mai

Filed:

Appl. No.:

07/15/98

09/116,138

Art Unit:

2814

For:

High Permittivity Silicate Gate Dielectric

AMENDMENT PURSUANT TO 37 C.F.R. § 1.116

February 7, 2002

Ass't Commissioner for Patents Washington, DC 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8 I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231 on/April 15, 2002

David Denker Reg. No. 40,987

Examiner:

In response to the Office Action dated January 14, 2002, please amend the patent application as follows.

IN THE SPECIFICATION

- Page 7, please add the following paragraphs at the bottom.
- Figs. 19-20 are cross-sectional views of a semiconductor device during fabrication according to a fifth preferred embodiment of the invention.
 - Fig. 21 is a simplified cross-sectional view of a field effect transistor using the current invention.-
- Page 18, please add the following paragraph after line 2. B.
- Fig. 21 shows a simplified view of a completed transistor. Semiconductor substrate 100 has a channel region 120. Channel 120 is disposed between source 140 and drain 160. Conductive gate 38 overlies silicate gate dielectric 36 .--